ADVFN Logo ADVFN

We could not find any results for:
Make sure your spelling is correct or try broadening your search.

Trending Now

Toplists

It looks like you aren't logged in.
Click the button below to log in and view your recent history.

Hot Features

Registration Strip Icon for charts Register for streaming realtime charts, analysis tools, and prices.

CDNS Cadence Design Systems Inc

274.07
-1.56 (-0.57%)
02 May 2024 - Closed
Delayed by 15 minutes
Share Name Share Symbol Market Type
Cadence Design Systems Inc NASDAQ:CDNS NASDAQ Common Stock
  Price Change % Change Share Price Bid Price Offer Price High Price Low Price Open Price Shares Traded Last Trade
  -1.56 -0.57% 274.07 276.00 277.70 280.82 273.41 275.36 2,082,476 00:00:00

Fujitsu Kansai-Chubu Net-Tech Shortens Design Time by 40 Percent on 100G Transport System with Cadence High-Level Synthesis S...

17/12/2014 3:45pm

PR Newswire (US)


Cadence Design Systems (NASDAQ:CDNS)
Historical Stock Chart


From May 2019 to May 2024

Click Here for more Cadence Design Systems Charts.

SAN JOSE, Calif., Dec. 17, 2014 /PRNewswire/ -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Fujitsu Kansai-Chubu Net-Tech Limited (KCN) utilized the Cadence® C-to-Silicon Compiler to shorten turnaround time by 40 percent compared to its traditional RTL process for a complex 100G transport system design.

Cadence Logo.

KCN used the SystemC-based design approach for the transport system pipelines, reducing code size by more than half, and used the C-to-Silicon Compiler high-level synthesis for quick iterations to tune the functional specification and generate the optimized RTL implementation.  By changing the design constraints to the C-to-Silicon Compiler, KCN was able to explore different micro-architectures and significantly reduced the place-and-route turnaround time. Fixing a place-and-route issue with traditional RTL design at Fujitsu took three days, but only half a day with the C-to-Silicon Compiler.

"Our highly integrated 100Gbps transport systems operate at very high frequency, which presented a major design challenge," said Mr. Masao Nakano, design engineer, Device Development Department, Network Products Division, Fujitsu Kansai-Chubu Net-Tech. "By designing at a higher level of abstraction in SystemC, our design team was able to implement the customized hardware much more quickly and effectively." 

For more information on the Cadence C-to-Silicon Compiler, visit www.cadence.com/news/c2s.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.

© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit:http://www.prnewswire.com/news-releases/fujitsu-kansai-chubu-net-tech-shortens-design-time-by-40-percent-on-100g-transport-system-with-cadence-high-level-synthesis-solution-300010877.html

SOURCE Cadence Design Systems, Inc.

Copyright 2014 PR Newswire

1 Year Cadence Design Systems Chart

1 Year Cadence Design Systems Chart

1 Month Cadence Design Systems Chart

1 Month Cadence Design Systems Chart

Your Recent History

Delayed Upgrade Clock