ADVFN Logo ADVFN

We could not find any results for:
Make sure your spelling is correct or try broadening your search.

Trending Now

Toplists

It looks like you aren't logged in.
Click the button below to log in and view your recent history.

Hot Features

Registration Strip Icon for default Register for Free to get streaming real-time quotes, interactive charts, live options flow, and more.

ALTR Altri Sgps SA

5.155
-0.17 (-3.19%)
Last Updated: 12:10:54
Delayed by 15 minutes
Share Name Share Symbol Market Type
Altri Sgps SA EU:ALTR Euronext Ordinary Share
  Price Change % Change Share Price Bid Price Offer Price High Price Low Price Open Price Shares Traded Last Trade
  -0.17 -3.19% 5.155 5.135 5.155 5.48 5.09 5.43 889,522 12:10:54

FPGA-Based Products Highlight Altera Performance Benefits at SDR Forum

18/11/2003 7:56pm

PR Newswire (US)


Altri Sgps (EU:ALTR)
Historical Stock Chart


From Jul 2019 to Jul 2024

Click Here for more Altri Sgps Charts.
FPGA-Based Products Highlight Altera Performance Benefits at SDR Forum What: At the SDR Forum, Altera will demonstrate how the hardware flexibility provided by programmable logic is key to delivering the performance required by software-defined radio (SDR) products. As an example, General Dynamics Decision Systems' software-defined Combat Search and Rescue (CSAR) radio is equipped with Altera FPGAs. The CSAR radio is a small, hand-held transceiver that has become the worldwide standard for Combat Search and Rescue communications. Forum attendees can further explore Altera FPGA-based SDR solutions by visiting General Dynamics Decision Systems' booth (booth #23), that will feature the CSAR radio and the US Navy's Digital Modular Radio (DMR), which is also powered by Altera FPGAs. Altera and General Dynamics Decisions Systems will jointly present a paper on developing FPGA cores for SDR, and Altera will present a separate paper on using FPGA co-processors in SDR architectures. Details on these paper presentations are below. -- Synthesizing FPGA Cores for Software-Defined Radio Advances in integrated digital signal processing (DSP) functions within FPGA architectures now exceed the performance that can be achieved with stand-alone DSP processors. This paper describes an overall SDR design that implements DSP core functions by applying the parameterizable requirements that generate the specific functions for various communications waveforms. The integration process, command and control interfaces, data structures, and signal flow of such an implementation are all detailed. It will be presented in: Poster Session #10 Nov. 19, 2003 11:30 a.m. to 1:30 p.m. -- Using FPGA Co-Processors in Software-Defined Radio System Architectures SDR systems require flexibility, long life-cycles, low cost and low power requirements. This paper describes an SDR architecture based on a combination of processors and FPGA co-processors and details the benefits of this approach, which delivers a fully programmable architecture capable of providing the high signal-processing performance and other capabilities required for an optimal SDR system design. It will be presented in: Poster Session #9 Nov. 18, 2003 11:30 a.m. to 1:30 p.m. When: SDR Forum 2003, Nov. 17-19, 2003 Where: Booth #28 Disney's Contemporary Resort Orlando, Fla. For additional information, visit: http://www.altera.com/education/events/northamerica/evt- events_northamerica.html Media Contacts: Martin S. Won Altera Corporation 408-544-6397 NOTE: Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holder. DATASOURCE: Altera Corporation CONTACT: Martin S. Won of Altera Corporation, +1-408-544-6397, or Web site: http://www.altera.com/

Copyright

1 Year Altri Sgps Chart

1 Year Altri Sgps Chart

1 Month Altri Sgps Chart

1 Month Altri Sgps Chart

Your Recent History

Delayed Upgrade Clock